



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Vingiria 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/652,023	08/31/2000	Yasuhiro Wakimoto	P108391-00011	4533	
7	590 07/17/2003				
Arent Fox Kintner Plotkin & Kahn PLLC 1050 Connecticut Avenue NW Suite 600			EXAMINER		
			CHOI, WOO H		
Washington, D	C 20036-5339		ART UNIT	PAPER NUMBER	
			2186	9	
			DATE MAILED: 07/17/2003	1	

Please find below and/or attached an Office communication concerning this application or proceeding.

•			Application No.	Applicant(s)	
4)			09/652,023	WAKIMOTO, YASUHIRO	
	Offic	Action Summary	Examiner	Art Unit	
			Woo H. Choi	2186	
Period fo		ING DATE of this communication ap	pears on the cover sheet wit	th the correspondence ac	ddress
THE N - Exter after - If the - If NO - Failui - Any n	MAILING Desires of time in SIX (6) MONTH period for reply period for reply re to reply within eply received by	O STATUTORY PERIOD FOR REPL DATE OF THIS COMMUNICATION. nay be available under the provisions of 37 CFR 1. HS from the mailing date of this communication. by specified above is less than thirty (30) days, a reply is specified above, the maximum statutory period in the set or extended period for reply will, by statute by the Office later than three months after the mailing adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a re y within the statutory minimum of thirty will apply and will expire SIX (6) MONT to cause the application to become AB/	ply be timely filed (30) days will be considered time "HS from the malling date of this of ANDONED (35 U.S.C. § 133).	ly. communication.
1)⊠	Respons	ive to communication(s) filed on <u>07</u>	<u> March 2003</u> .		
2a) <u></u> ☐	This action	on is FINAL . 2b)⊠ Th	is action is non-final.		
3)□ Dispositi		s application is in condition for allow accordance with the practice under ms			ne merits is
4)🛛	Claim(s)	<u>1-17</u> is/are pending in the application	1.		
	4a) Of the	above claim(s) is/are withdra	wn from consideration.		
5)	Claim(s)_	is/are allowed.			
6)⊠	Claim(s) 1	/-17 is/are rejected.			
7)	Claim(s)_	is/are objected to.			
8)□	Claim(s)_	are subject to restriction and/o	r election requirement.		
Applicati	on Papers				
9)🛛 -	The specifi	ication is objected to by the Examine	er.		
10)	The drawin	ig(s) filed on is/are: a)□ acce	pted or b)□ objected to by th	e Examiner.	
	Applicant	may not request that any objection to the	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
11)[The propos	sed drawing correction filed on	_ is: a)∭ approved b)∭ di	sapproved by the Examir	ner.
	If approve	ed, corrected drawings are required in re	ply to this Office action.		
12) 🔲 🗀	The oath o	r declaration is objected to by the Ex	aminer.		
Priority u	ınder 35 U	l.S.C. §§ 119 and 120			
13)	Acknowle	dgment is made of a claim for foreig	n priority under 35 U.S.C. §	119(a)-(d) or (f).	
a)[☐ All b)□] Some * c)∏ None of:			
	1. Cer	tified copies of the priority document	s have been received.		
	2. Cer	tified copies of the priority document	s have been received in Ap	oplication No	
* S		oies of the certified copies of the pric application from the International Bu ached detailed Office action for a list	reau (PCT Rule 17.2(a)).		Stage
14)∐ A	cknowledg	gment is made of a claim for domest	ic priority under 35 U.S.C.	§ 119(e) (to a provisiona	al application).
		anslation of the foreign language progression of the foreign and the foreign a			
Attachment		-			
2) Notic	e of Draftspe	ces Cited (PTO-892) rson's Patent Drawing Review (PTO-948) sure Statement(s) (PTO-1449) Paper No(s)	5) D Notice of Ir	iummary (PTO-413) Paper No nformal Patent Application (PT	
I.S. Patent and Tr PTO-326 (Re		Office Ad	tion Summary	Part of Paper No. 9	

Application/Control Number: 09/652,023

Art Unit: 2186

4

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maruyama et al. (US Patent Application Publication # US 2001/0003199 A1, hereinafter "Marayuma") and Dye (US Patent # 6,173,381) in view of Lopez-Aguado (US Patent No. 5,586,283).
- 4. With respect to claims 1, 4, 7, and 12, Maruyama discloses a microprocessor to which a plurality of memory units having physical addresses different from each other are externally connected that comprises:

an address conversion unit (figure 1) which assigns a physical address of a first memory unit (12 and 13) out of the plurality of memory units to a logical address of a load module stored in the first memory unit (figure 3), wherein said load module includes instructions and data (12 stores program which is well known in the art to include instruction and data, 13 stores font which is data); and

Application/Control Number: 09/652,023

Art Unit: 2186

-4

a copying unit which copies an instruction code from the load module stored in the first memory unit to a second memory unit of the plurality of memory units (claim 2); and an address conversion unit which assigns a physical address of the second memory unit

(14) to a logical address of the instruction code to the second memory unit (figure 3).

However, Maruyama does not disclose the use of two address conversion units to assign physical addresses of the first and the second memory units to their respective logical addresses. On the other hand, Dye teaches us the use of two address conversion units (Dye, figure 3, 140a and 140b, see also figure 4 and col. 11, lines 43 – 50, where a dual memory control unit generates two sets of physical addresses) to control multiple memory units (col. 10. lines 55 – 59, 140a controls system memory 110 and 140b controls a frame buffer 141, also see figure 4, where multiple banks of memory are controlled by the dual memory controller).

It would have been obvious to one of ordinary skill in the art, having the teachings of Maruyama and Dye before him at the time the invention was made, to include the dual address conversion unit teaching of the memory microprocessor with address conversion units and multiple memory units of Dye in the design of the microprocessor with an address conversion unit and multiple memory units of Maruyama, in order to be able to address a large amount of memory (Dye, col. 11, lines 43-50) that may be required for image processing.

Maruyama and Dye disclose all of the limitations discussed above. However they do not disclose that each of the address conversion units comprises a comparator that compares a

Application/Control Number: 09/652,023

Art Unit: 2186

requested logical address with said logical address assigned with said physical address of the respective memory units. On the other hand, Lopez-Aguado discloses an address conversion unit that comprises a comparator that compares a requested logical address with said logical address assigned with said physical address of the respective memory units (col. 5, lines 58 – 66).

It would have been obvious to one of ordinary skill in the art, having the teachings of Maruyama, Dye, and Lopez-Aguado before him at the time the invention was made, to include the address comparator teaching of address conversion units of Lopez-Aguado in the design of address conversion units of Maruyama and Dye, in order to provide for the performance of table walks in a translation lookaside buffer with reduced latency (Lopez-Aguado, col. 2, lines 22 – 24).

- 5. With respect to claims 2, 5, 8, and 13, the address conversion unit assigns the physical address of the first memory unit to the logical address of the load module and the physical address of the second memory unit to the logical address of the instruction code (Maruyama, figure 3).
- 6. With respect to claims 3, 6, 9, and 14, the first memory unit includes data for image processing and instruction code for image processing (page 3, paragraph 42, line 9-13)

Art Unit: 2186

7. With respect to claims 10, 11, 15, 16, and 17 the speed of the second memory module is faster than the first memory module (page 1, paragraph 9, lines 1-2) and the second memory is constituted of a synchronous DRAM (figure 1).

Response to Amendment

8. Claim 18 has been cancelled. Corresponding rejection is withdrawn.

Response to Arguments

9. Applicant's arguments with respect to claims 1, 4, 7, and 12 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Woo H. Choi whose telephone number is (703) 305-3845. The examiner can normally be reached on M-F, 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

whc

July 12, 2003

SUPERVISORY PATENT EXAMINER